Low-power integrated transmitter design using frequency multiplication techniques
نویسندگان
چکیده
منابع مشابه
Low Power Design Techniques
The demand for portable electronic devices that offer greater functionality and performance at lower costs and smaller sizes has increased rapidly. This market trend is driving the need for efficient System-on-Chip (SoC) designs, where the power arises as the one of the biggest problems. The microprocessor design has traditionally focused on dynamic power (active power) consumption as the limit...
متن کاملDesign of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication
In this paper we present an ultra low power all digital DLL operating near threshold voltage with lock in range of 80 200MHz. The DLL is immune to false locking problem and dithering around the lock point. Besides clock de-skewing and multiphase clock generation it can multiply the frequency by four. The DLL is implemented in 45nm PTM and operates at 0.7 V and dissipates 120uW at 200MHz. Keywor...
متن کاملDesign of Low Power Viterbi Decoder Using Asynchronous Techniques
In today’s digital communication systems, Convolutional codes are broadly used in channel coding techniques. The Viterbi decoder due to its high performance is commonly used for decoding the convolution codes. Fast developments in the communication field have created a rising demand for high speed and low power Viterbi decoders with long battery life, low power dissipation and low weight. Despi...
متن کاملDesign of Low Power Sequential Circuit by using Adiabatic Techniques
Various adiabatic logic circuits can be used for minimizing the power dissipation. To enhance the functionality and performance of circuit two adiabatic logic families PFAL and ECRL have been used and compared with CMOS logic circuit design. In this paper, A MASTER-SLAVE D flip-flop is proposed by the use of SPICE simulation on 90nm technology files. The simulation result shows that PFAL is a b...
متن کاملLow Power and Low Complexity Constant Multiplication Using Serial Arithmetic
The main issue in this thesis is to minimize the energy consumption per operation for the arithmetic parts of DSP circuits, such as digital filters. More specific, the focus is on singleand multiple-constant multiplication using serial arithmetic. The possibility to reduce the complexity and energy consumption is investigated. The main difference between serial and parallel arithmetic, which is...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: e & i Elektrotechnik und Informationstechnik
سال: 2020
ISSN: 0932-383X,1613-7620
DOI: 10.1007/s00502-020-00856-z